Energy efficient Multicore-Processors are used in mobile and embedded devices to enhance computational power. The CoreVA CPU was developed by Cognitronics and Sensor Systems Group and is aiming for high resource efficiency. A LLVM-based tool-chain is used to program the CoreVA. At the moment, CoreVA-based multiprocessors with dozens or hundreds of CPU cores are developed. Efficient communication between CPUs is a critical factor with respect to area requirement, power consumption and performance. Direct memory access (DMA) controllers are used to transfer data between memories independently of the CPUs. This frees the CPU from time consuming memory transfers. The CPU configures the DMA controller and receives a message when the transfer has finished. Goal of this student's project is the implementation of a DMA controller in VHDL. In addition, a simple low level API has to be developed so programmers can easily unitize the DMA controller in their software. VHDL skills are helpful but not necessary for this project. The project could be a good way to learn how to describe hardware with VHDL. The project documentation can be written in English or German.
Frequency | Weekday | Time | Format / Place | Period | |
---|---|---|---|---|---|
by appointment | n.V. | 07.04.-18.07.2014 |
Module | Course | Requirements | |
---|---|---|---|
39-M-Inf-P1_NWI Projekt 1 | Projekt 1 | Ungraded examination
|
Student information |
39-M-Inf-P2_NWI Projekt 2 | Projekt 2 | Ungraded examination
|
Student information |
39-M-Inf-P_ver1 Projekt | Projekt | Ungraded examination
|
Student information |
The binding module descriptions contain further information, including specifications on the "types of assignments" students need to complete. In cases where a module description mentions more than one kind of assignment, the respective member of the teaching staff will decide which task(s) they assign the students.
Degree programme/academic programme | Validity | Variant | Subdivision | Status | Semester | LP | |
---|---|---|---|---|---|---|---|
Intelligente Systeme / Master | (Enrollment until SoSe 2012) | Projekt | Wahlpflicht | 2. 4. | 10 | unbenotet | |
Naturwissenschaftliche Informatik / Master | (Enrollment until SoSe 2012) | Projekt I; Projekt II | Wahlpflicht | 2. 4. | 10 | unbenotet |